Just a simple UART implementation in Verilog. No guarentees about anything working, but the simulation seems to suggest reasonable behavior.
This repository was archived by the owner on Apr 30, 2026. It is now read-only.
chaseblock/uart.v
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|