Skip to content

Randomize proc execution in DSLX Interpreter (PoC)#4522

Draft
rw1nkler wants to merge 4 commits into
google:mainfrom
antmicro:99676-random-dslx-interpreter
Draft

Randomize proc execution in DSLX Interpreter (PoC)#4522
rw1nkler wants to merge 4 commits into
google:mainfrom
antmicro:99676-random-dslx-interpreter

Conversation

@rw1nkler

@rw1nkler rw1nkler commented Jul 7, 2026

Copy link
Copy Markdown
Contributor

This PR introduces experimental changes to the DSLX interpreter, extending it with support for bounded FIFO simulation and randomized proc scheduling to enable validation of different proc execution interleavings.

The PR adds the following options to interperter_main:

  • simulate_bounded_fifos - enables simulation with bounded FIFOs.
  • seed - initializes the random number generator used to shuffle proc execution order.
  • randomize_proc_execution - enables randomization of proc scheduling.
  • mid_tick_yield - enables mid-tick randomization, effectively allowing randomization at all I/O points. (This option is intended for demonstration purposes only)

This PR also provides examples in the examples/interpreter_poc directory, together with a README describing their purpose and usage.

rw1nkler added 4 commits July 7, 2026 15:33
Signed-off-by: Robert Winkler <rwinkler@antmicro.com>
Signed-off-by: Robert Winkler <rwinkler@antmicro.com>
Signed-off-by: Robert Winkler <rwinkler@antmicro.com>
Signed-off-by: Robert Winkler <rwinkler@antmicro.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant